PSP Model Equations Extension for Statistical Estimation of Leakage Current in Nanometer CMOS Technologies Considering Process Variations

نویسندگان

  • Carmelo D'Agostino
  • Philippe Flatresse
  • Edith Beigne
  • Marc Belleville
چکیده

A novel analytical extension to the PSP transistor model is proposed for static leakage estimation of CMOS circuits considering statistical process variations. Probability equations are inserted directly into the PSP transistor model. Since those equations are completely generic, the proposed methodology is straightforwardly applicable to any technology node. The extended PSP model has been tested and compared to extensive Monte-Carlo simulations of CMOS circuit blocks having transistor's gate length of 45nm (STMicroelectronics technology). The results show that the methodology is accurate in estimating the shape of the probability distribution and the mean value of the leakage current (error smaller than 2%), reducing at least by a factor of a hundred the computational effort required for a Monte-Carlo analysis.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Leakage and Variation Aware Thermal Management of Nanometer Scale Ics

For sub-100 nm CMOS technologies, leakage power forms a significant component of the total power dissipation, especially due to within-die and die-to-die variations in process (P), temperature (T) and supply voltage (V). Since leakage power and operating temperature are electrothermally coupled to each other, increasing power dissipation and thermal problems are becoming key concerns not only f...

متن کامل

Process Variation-Aware Estimation of Static Leakage Power in Nano CMOS

We present a statistical methodology for leakage power estimation, due to subthreshold and gate tunneling leakage, in the presence of process variations, for 65 nm CMOS. The circuit leakage power variations is analyzed by Monte Carlo (MC) simulations, by characterizing NAND gate library. A statistical “hybrid model” is proposed, to extend this methodology to a generic library. We demonstrate th...

متن کامل

Leakage Minimization Technique For Nanoscale CMOS VLSI Based On Macro-Cell Modeling

This paper proposes a new heuristic approach to determine the input pattern that minimizes leakage currents of nanometer CMOS circuits during sleep mode considering stack and fanout effect. The proposed approach uses a new precise macro-modeling of leakage current considering subthreshold leakage, gate tunneling leakage, body effect, stack effect, and fanout effect. The macro-model is developed...

متن کامل

IJSRD - International Journal for Scientific Research & Development| Vol. 2, Issue 08, 2014 | ISSN (online): 2321-0613

As CMOS electronic devices are continuously shrinking to nanometer regime, leads to increasing the consequences of short channel effects and variability due to the process parameters which lead to cause the reliability of the circuit as well as performance. To solve these issues of CMOS, FINFET is one of the promising and better technologies without sacrificing reliability and performance for i...

متن کامل

Leakage in Nanometer Scale CMOS Circuits

High leakage current in deep sub-micron regimes is a significant contributor to the power dissipation of CMOS circuits as the CMOS technology scales down. Consequently, the identification and modeling of different leakage components is very important for estimation and reduction of leakage power, especially for low power applications. . This paper explores transistor leakage mechanisms and devi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009